CIIC Harness

Table Of Contents

Supplemenatry figures

GPIO pads - management and user IO

GPIO pad structure - pads 0 (JTAG) and 1 (SDO)

GPIO pad structure - all pads except 0 and 1

Die arrangement and pads

Die voltage clamp arrangement

Die to WLCSP bond plan

Power domain splits

PCB example route pattern

Table Of Contents

• Supplemenatry figures
  • GPIO pads - management and user IO
  • GPIO pad structure - pads 0 (JTAG) and 1 (SDO)
  • GPIO pad structure - all pads except 0 and 1
  • Die arrangement and pads
  • Die voltage clamp arrangement
  • Die to WLCSP bond plan
  • Power domain splits
  • PCB example route pattern

arrow_back

Previous

Memory Mapped I/O summary

arrow_forward

Next

Absolute maximum ratings